

bit:	63	48 47	32 31	16 15	0
vs:		vs[3]	vs[2]	vs[1]	vs[0]
		+	+	+	+
vt:		vt[3]	vt[2]	vt[1]	vt[0]
		↓	↓	↓	↓
vd:		vs[3]+vt[3]	vs[2]+vt[2]	vs[1]+vt[1]	vs[0]+vt[0]

FIG. 1
(Prior Art)

00223046 • A23096

9

COMPUTER SYSTEM 212





FIG. 2

To Main Memory

300

Vector Load/Store Unit 318

314



63

vs 306

0

vt 308

63 ... 0

320

322

SIMD Vector Unit
302


191 ... 0

324

Accumulator 312

316


326



Register File 304

FIG. 3

FIG. 4






FIG. 5

QH DATA TYPE ELEMENT SELECT FORMAT

Vt:

63	48 47	32 31	16 15	0
D	C	B	A	<i>~600</i>
A	A	A	A	<i>~602</i>
B	B	B	B	<i>~604</i>
C	C	C	C	<i>~606</i>
D	D	D	D	<i>~608</i>
D	C	B	A	<i>~610</i>

FIG. 6

OB DATA TYPE ELEMENT SELECT FORMAT

vt:

63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
H	G	F	E	D	C	B	A								

A	A	A	A	A	A	A	A								
B	B	B	B	B	B	B	B								
C	C	C	C	C	C	C	C								
D	D	D	D	D	D	D	D								
E	E	E	E	E	E	E	E								
F	F	F	F	F	F	F	F								
G	G	G	G	G	G	G	G								
H	H	H	H	H	H	H	H								
H	G	F	E	D	C	B	A								

FIG. 7




FIG. 8




FIG. 9